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ABSTRACT The Multilevel inverters (MLIs) are a new breed of power electronics converters. They are
primarily used for the conversion of dc power to ac power. The two-level inverters are conventionally used
to obtain ac power, but it requires operating the switches under very high switching frequency. Besides,
the two-level inverter necessitates the use of LC filters with the switches operating under high dv/dt stress.
The MLIs offer the advantage of utilizing several dc voltage sources to generate a stepped ac waveform
with the proper arrangement of switches. Investigation of a Transistor Clamped T Type H-Bridge Multilevel
Inverter (TC-TT-HB-MLI) with Inverted Double Reference Single Carrier PWM Technique (IDRSCPWM)
for Renewable Energy Applications are discussed in this paper. A PV source is taken as an input to the
TC-TT-HB-MLI. For different modulation indices like 0.85, 1 and 1.25, the FFT analysis is performed
and presented, which corresponds to the variations in the irradiations from solar energy. A single unit of
the TC-TT-HB-MLI is extended to a generalized MLI structure named Generalized Transistor Clamped
T-Type H-Bridge Multilevel Inverter (GTC-TT-HB-MLI). The significant benefits of GTC-TT-HB-MLI are
the multiple numbers of reductions in the switch count, and driver circuit counts for a higher number of
MLI levels. Fast Fourier Transform (FFT) analysis is carried out on the MLI output to calculate the total
harmonics distortion (THD). The experimental verification is performed using SPARTAN 3E-XCS250E;
the gate signals are generated and provided to the switches.
INDEX TERMS Multilevel inverter topology, high switching frequency, double reference, single carrier,
pulse width modulation scheme, total harmonics distortion.
I. INTRODUCTION
Ultimatum for energy is getting incremented every day,
which is also resulting in an increased requirement of
The associate editor coordinating the review of this manuscript and
approving it for publication was Moin Hanif .
energy generation. Renewable sources are seen as an alter-
native to the fossil fuel-based non-renewable energy sources.
The overexploitation of these sources to meet our daily
requirements have put it in a degraded state. Hence there
is rapid development in the research to extract power from
alternate sources such as PV, wind, tidal, etc. Among them,
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the energy extracted from photovoltaic systems plays a
vital role. The energy extracted from a photovoltaic system
(PV system) is DC in nature. The DC nature of power from
the PV panel is required to be converted into AC power
to meet the domestic and industrial power needs. For this,
power inverters play a significant role [1]–[10]. Two-level
inverters are operated under very high switching frequency,
resulting in high dv/dt of output voltage, increased heating
up of the switches and higher electromagnetic interferences
(EMI) [11], [12]. The multilevel inverters can overcome the
drawbacks associated with the two-level inverters in many
ways.
With a higher number of MLI levels, a nearly sinusoidal
waveform is attained. As the number of MLI levels increase,
the THD present in the ac output is reduced. The multilevel
inverters can maximize the power and minimize the har-
monic contents in the output AC voltage side [13], [14]. The
modulation scheme serves the purpose by proper switching
on and off the power switches. Diode Clamped MLI, flying
capacitor MLI, and Cascaded H-Bridge MLI are three con-
ventional multilevel inverter topologies [15]–[33]. Multilevel
inverters are widely used in renewable energy applications,
static reactive power compensators and adjustable speed
drives [30], [35]–[38].
Diode ClampedMLI (DC-MLI) and Flying CapacitorMLI
(FC-MLI) have problems like voltage balancing and dynamic
voltage sharing at higher output levels. Thus, among the
conventional MLI topologies cascaded H-Bridge configura-
tion is widely accepted due to their modular structure and
fault-tolerant capability [34]. The switching pulses for multi-
level inverters can be generated by using various modulation
techniques. Sinusoidal Pulse Width Modulation (SPWM),
Space Vector Modulation (SVM), and Selective Harmonic
Elimination (SHE-PWM) are the most used modulation tech-
niques [30], [37]–[42]. Further SPWM technique is classified
as Phase Disposition (PD), Phase Opposition Disposition
(POD), Alternate Phase Opposition Disposition (APOD) and
Phase Shifted techniques (PS).
A single H-bridge cell generates only a three-level out-
put. A high switching frequency modulation scheme can be
employed to generate the MLI output. However, the har-
monics distortion in the three-level H-bridge is still high.
To improve the THD, the levels in the H-bridge can be
increased by cascading several single H-bridge units to
achieve a higher number of levels. However, this leads to an
increase in the number of switches and gate driver circuits.
A better solution is to improve the single H-bridge circuit to
generate a five-level output with the use of two additional
switches as against four additional switches in case of cas-
caded H-bridge circuit [43]. Similar work was carried out in
the T-typeMLI, where a predictive model controller was used
in combination with a PI controller which creates a robust
control algorithm [44]. In [45], and improved high switching
frequency modulation scheme was employed to reduce the
THD of the five-level T-type MLI. The work had utilized
multi-referenced and dual-carriers to generate the gate pulses.
Apart from the implementation of the conventional T-type
topology for various applications and modulation schemes,
it has also been extended to other MLI topologies. One such
hybrid topology is the combination of T-typeMLI with cross-
connectedMLI topology to achieve a higher number of levels
with an increase in the number of switches [46]. In [47],
a cross switched T-type MLI topology is proposed. Multiple
T-type topologies with half-bridge configurations are inter-
connected with each other to generate a higher number of
levels. But as the full-bridge configuration is not used, this
topology is not suitable as a single unit which will generate
only a three-level output for a Module Integrated Converter
(MIC). In [48], a similar half-bridge configuration for a
T-type inverter is used for electric vehicle application. The
work results in only a three-level output for a bidirectional
converter configuration.
The Transistor Clamped T-Type H-Bridge Multilevel
Inverter (TC-TT-HB-MLI) is investigated in this paper with
Inverted Double Reference Single Carrier PWM Technique
(IDRSCPWM) for Renewable Energy Applications and dif-
ferent modulation index. The TC-TT-HB-MLI topology is a
modification over the existing T-type topology with a reduced
number of switches. The reduction in the number of switches
is very much evident with the generalized version of the TC-
TT-HB-MLI for a higher number of levels. The TC-TT-HB-
MLI topology is highly suitable for photovoltaic applications.
The TC-TT-HB-MLI is operated for different variations in the
modulation index, which corresponds to the variations in the
insolation level from the sun.
In section II, the working principle of the TC-TT-HB-
MLI is given. Also, Fourier Series (FS) analysis of multilevel
waveform is discussed in detail to calculate the magnitude of
harmonics. In Section-III, experimental results and observa-
tions for different modulation index are discussed in detail.
Section-IV deals with the extension of TC-TT-HB-MLI and
comparison of MLI topologies. The conclusion is given in
section-V.
II. FIVE-LEVEL TRANSISTOR CLAMPED T-TYPE
H-BRIDGE MLI (TC-TT-HB-MLI)
The power circuit of TC-TT-HB-MLI is shown in Fig. 1(a).
The power circuit of a five-level Transistor Clamped T-Type
H-Bridge Multilevel Inverter (TC-TT-HB-MLI) consists of
H-Bridge inverter and an auxiliary circuit. The auxiliary
circuit comprised of a power MOSFET switch. The capac-
itors used ‘C ′1 and ‘C
′
2 act as two input capacitors, share
the input voltage is an equal magnitude of Vin/2. The five-
level magnitudes are Vin, Vin /2, 0, −Vin/2, and −Vin. These
different magnitudes are obtained proper sequence of the
gate pulses to the switches. With the help of five semicon-
ductor switches, the TC-TT-HB-MLI achieves a five-level
output. The H-bridge at the end of the MLI topology offers
the positive and negative polarity to generate a complete ac
waveform.
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FIGURE 1. (a) Power circuit of five-level TC-TT-HB-MLI (b) Inverted Double Reference Single Carrier Pulse Width Modulation
(IDRSCPWM) Technique (c) Control logic for Inverted Double Reference Single Carrier Pulse Width Modulation (IDRSCPWM).
A. INVERTED DOUBLE REFERENCE SINGLE CARRIER
PULSE WIDTH MODULATION (IDRSCPWM)
TECHNIQUE AND MPPT
Fig. 1(b) represents the control logic of the IDRSCPWM
technique. Fig. 1(c) depicts the control logic block diagram
to obtain PWM pulses for switches of the TC-TT-HB-MLI.
The control logic of TC-TT-HB-MLI consists of a Sinusoidal
Pulse generator, Modulus Block (Mod), carrier waveform,
positive biasing block, PWM Logic block along with max-
imum power point tracking (MPPT) controller. There is a
small amount of loss (losses include semiconductor and con-
version loss) while converts photovoltaic energy into elec-
trical energy. Maximum Power Point (MPP) illustrates the
maximum power (Product of VPP and IPP where VPP and
IPP is the voltage and current at which maximum power is
achieved) of Photovoltaic (PV) device. The use of Maxi-
mum Power Point Tracking (MPPT) is necessary and com-
pulsory to make sure the output power of the photovoltaic
device is maximum (Pmax) because the power depends on
light, temperature and environmental condition [49]–[52].
To utilize input supply (Vin) maximumMPPT is necessary to
transfer power to the inverter system. When the photovoltaic
voltage (VPV ) decreases then photovoltaic current (IPV ) will
ultimately increase and vice-versa. Maximum power point
(MPP) is needed to position by any tracking algorithm
because MPP depends upon temperature, irradiance and
other environmental parameters [49]–[52]. Furthermore, its
position is changed dynamically when these parameters are
varied.
Load resistance should be necessary and compulsory
match with good possible output resistance (RMPP =
VMPP/IMPP) to achieve maximum power transfer [52]. The
curve of current-voltage (I-V) and power-voltage (P-V) is
depicted in Fig. 2(a). In an inverter system, the Maximum
Power Point is tracked by a varying duty cycle of DC-DC
converter before feeding power to the inverter or by vary-
ing directly modulation index PWM of the inverter system.
Several MPPT algorithms are addressed to track the MPP
of the photovoltaic system [49]–[53]. An idea to control the
modulation index of the controlled signal of the TC-TT-HB-
MLI is explained in Fig. 2(b)-2(d).
Consequently, maximum power from the photovoltaic
module is extracted by operating inverter near to MPP by
varying modulation index (m). In this modulation technique
two inverted references, one with an offset value added equal
to the amplitude of the carrier is compared with the single
triangular carrier to obtain the pulses for the power switches
S1-S3. The switches S4 and S5 are operated with a line
frequency of 50 Hz. Using equation (1), the modulation index
to operate the MLI topology is designed. Where ‘Am’ is the
amplitude of the reference wave, and ‘Ac’ is the amplitude
of the triangular carrier wave. The modes of operation of the
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FIGURE 2. (a) P-V and I-V characteristic (a) curve of photovoltaic (PV) inverter system (b) MPPT condition when 1P = 0 and
1V = 0 (c) MPPT condition when 1P < 0, 1V < 0 and 1P > 0, 1V > 0 (d) MPPT condition when 1P > 0,1V < 0and 1P < 0,
1V > 0.
TABLE 1. Modes of operation of TC-TT-HB-MLI.









































Using Fourier Series, it is possible, characterize periodic
function v(t) by infinite addition of cosine and sine functions
which are harmonics related [54], [55].
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FIGURE 3. Working modes of transistor clamped T-Type H-Bridge multilevel inverter (TC-TT-HB-MLI) (a) LevelVin
(b) LevelVin/2(c) Level zero (d) Level zero (e) Level–Vin/2(f) Level–Vin.
For half-wave symmetry,
v(t) = −v(t − T/2)
av = 0






v(t) cos(2πnfot)dt, for n odd






v(t) sin(2πnfot)dt, for n odd

(4)
For odd quarter-wave symmetry (with both odd and
half-wave symmetry),
av = 0
an = 0, for all n






v(t) sin(2πnfot)dt, for n odd

(5)
It is possible to write the equation of harmonics in terms of
switching angles of the multilevel inverter by using Fourier
Series (FS). The output of Multilevel Inverter (MLI) is odd
quarter-wave symmetry (the combination of odd and half-










For simplicity, let us consider voltage across each capac-
itor is Vin and θ1, θ2, θ3,.. are switching angles. It is pos-
sible to calculate the magnitude of harmonics by using


















Vin[cos(nθ1)+ cos(nθ2)+ cos(nθ3)+ · · · · ·]

(7)
B. WORKING MODE OF TC-TT-HB-MLI
The various operating modes of the TC-TT-HB-MLI circuit
is discussed in this section. The Fig. 3(a) shows the mode
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of operation to generate the output voltage Vin. The switches
S2 and S5 are switched ON to obtain the input voltage at the
output. From Fig. 3(b), it can be observed that the switch-
ing ON the switches S1 and S5 generated an output voltage
of Vin/2. A zero-level output is obtained by turning on the
switches S2 and S4. It is represented in Fig. 3(c). The zero-
level output is continued in Fig. 3(d) where the switches S3
and S5 are switched ON. It offers a balanced switching of
the power switches during zero-level. The negative voltage
−Vin/2 is generated by switching ON S1 and S4, as shown
in Fig. 3(e). Fig. 3(f) represents the last level − Vin is gener-
ated by switching ON S3 and S4.
FIGURE 4. Common mode voltage model of the proposed converter
model.
C. COMMON MODE VOLTAGE (CMV) ANALYSIS
Fig. 4 shows the Common Mode Voltage (CMV) of the pro-
posed model. The CMV model consists of two stray capac-
itances from the PV panel CPV1 and CPV2, a common point
‘‘Z’’ and a common mode current (icm) [56]. The common
mode current is the difference of current i1 and i2. The
common mode voltage (VCM) and common mode current





iCM = i1 − i2 (9)
Based on (8)-(9), Table 2 is summarized, which shows the
common mode voltages for different modes of operations.
TABLE 2. CMV analysis of the TC-TT-HB-MLI.
III. EXPERIMENTAL RESULTS AND DISCUSSION
The IDRSCPWM switching logic for the power switches
of the TC-TT-HB-MLI is implemented with the help of
SPARTAN-3E XCS250E FPGA trainer kit. The clock fre-
quency of the processor is 20MHz. The family architecture of
Spartan-3E is composed of the following fundamental blocks:
1. The ‘‘Input/Output Blocks (IOBs)’’ is responsible for
collecting the data as input. After carrying out the
desired operation, the output block is active to generate
signals.
2. The data storage is carried out by ‘‘Block RAM’’ of
18-kbit memory.
3. A variety of logical operation is carried out by the
‘‘Configurable Logic Blocks (CLBs)’’ in the form of
latches and flip flops.
4. The ‘‘Multiplier Block performs the signal
multiplication’’.
5. ‘‘Digital Clock Manager (DCM)’’ provides the ref-
erence for carrying out the various process such as
dividing, delaying and phase-shifting of clock signals.
The input for the experiment is taken from PV panels.
In peak times each panel can provide a maximum voltage
ranging from 32V-33V. For the implementation of a transistor
clamped H-Bridge MLI four PV panels are connected in
series. The experiment is conducted for modulation indices
0.85, 1 and 1.25 with R and RL-Load. The output results
in each case are obtained and investigated with the help
of Fluke-43B power quality analyzer. Table 3 specifies the
hardware specification details of the TC-TT-HB-MLI.
TABLE 3. Experimental hardware specifications.
The experimental output is shown in Fig. 5(a) and Fig. 5(b)
for an under-modulation case of m = 0.85 with R-load.
It is observed that for R-load obtained power is 114W,
114VA, 8VAR with the 79.7V and 1.442A. The experimental
output is shown in Fig. 5(c) and Fig. 5(d) for an under-
modulation case of m = 0.85 with RL-load. It is observed
that for RL-load obtained power is 104W, 108VA, 31VAR
with the 80.1V and 1.343A. For the same under-modulation
case, the individual fundamental component of voltage and
current is obtained R-load is represented in Fig. 5(e) and
Fig. 5(f). It was observed that the fundamental voltage is
78.9V, 49.98 Hz with 32.4% THD. It is also observed that
the fundamental current is 1.426A, 49.98 Hz with 32.0%
THD. For the same under-modulation case, the individual
fundamental component of voltage and current is obtained
with RL-load is shown in Fig. 5(g) and Fig. 5(h). It was
observed that the fundamental voltage is 79.3V, 49.98Hzwith
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FIGURE 5. Experimental results (a) Output power of TC-TT-HB-MLI for m = 0.85 with R-load. (b) Output voltage and current of TC-TT-HB-MLI
for m = 0.85 with R-load. (c) Output power of TC-TT-HB-MLI for m = 0.85 with RL-load (d) Output voltage and current of TC-TT-HB-MLI for
m = 0.85 with RL-load (e) 1st harmonics (voltage) or fundamental for m = 0.85 with R-Load. (f) 1st harmonics (current) or fundamental
for m = 0.85 with R-load. (g) 1st harmonics (voltage) or fundamental for m = 0.85 with RL-load. (h) 1st harmonics (current) or fundamental for
m = 0.85 with RL-load.
32.9% THD. It is also observed that the fundamental current
is 1.337A, 49.98 Hz with 19.4% THD.
Fig. 6(a) and Fig. 6(b) shows the output power, out-
put voltage and output current for a modulation index of
m = 1 (Unity Modulation) with R-load, respectively. It is
observed that for R-load obtained power is 152W, 152VA,
10VAR with the 91.6V and 1.654A. Fig. 6(c) and Fig. 6(d)
shows the output power, output voltage and output current
for a modulation index of m = 1 (Unity Modulation) with
RL-load respectively. It is observed that for RL-load obtained
power is 142W, 146VA, 33VAR with the 92.0V and 1.577A.
A separately fundamental component of voltage and current
is obtained for amodulation indexm= 1 andR-load as shown
in Fig. 6(e) and Fig. 6(f). It is observed that the fundamen-
tal voltage is 91.0V, 49.98 Hz with 22.6% THD. It is also
observed that the fundamental current is 1.638A, 49.98 Hz
with 22.5% THD. The separately fundamental component
of voltage and current is obtained for a modulation index
m = 0.85 with RL-load is shown in Fig. 6(g) and Fig. 6(h).
It is observed that the fundamental voltage is 91.2V, 49.98 Hz
with 23.6% THD. It is also observed that the fundamental
current is 1.574A, 49.98 Hz with 13.7% THD.
Fig. 7(a) and Fig. 7(b) shows the output power, output
voltage and output current for amodulation index ofm= 1.25
(Over Modulation) with R-load respectively. It is observed
that for R-load obtained power is 183W, 183VA, 9VAR with
the 100.8V and 1.821A. Fig. 7(c) and Fig. 7(d) shows the
output power, output voltage and output current for a mod-
ulation index of m = 1.25 (Over Modulation) with RL-load
respectively. It is observed that for RL-load obtained power is
177W, 180VA, 33VAR with the 101.7Vand 1.769A. Fig. 7(e)
shows the fundamental voltage component while Fig. 7(f)
shows the fundamental current component with R-load. The
modulation index set for this purpose is m = 1.25. It is
observed that the fundamental voltage is 100.1V, 49.98 Hz
with 18.2% THD. It is also observed that the fundamental
current is 1.805A, 49.98 Hz with 18.0% THD. Fig. 7(g)
fundamental voltage while Fig. 7(h) shows the fundamental
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FIGURE 6. Experimental results (a) Output power of TC-TT-HB-MLI for m = 1 with R-load. (b) Output voltage and current of TC-TT-HB-MLI for
m = 1 with R-load. (c) The output power of TC-TT-HB-MLI for m = 1 with RL-load (d) Output voltage and current of TC-TT-HB-MLI for m = 1 with
RL-load (e) 1st harmonics (voltage) or fundamental for m = 1 with R-Load. (f) 1st harmonics (current) or fundamental for m = 1 with R-Load.
(g) 1st harmonics (voltage) or fundamental for m = 1 with RL-load. (h) 1st harmonics (current) or fundamental for m = 1 with RL-load.
TABLE 4. Experimentally observed voltage and current THD.
current component with RL-load. It is observed that the
fundamental voltage is 101.1V, 49.98 Hz with 18.5% THD.
It is also observed that the fundamental current is 1.760A,
49.98 Hz with 12.5% THD.
The obtained THD results are summarized in Table 4.
The graphical analysis is done based on the results obtained
from the power quality analyzer (Fluke 43B). Henceforth,
the THD, and odd harmonics of both the current and volt-
age of TC-TT-HB-MLI is performed for modulation indices
in 0.85, 1 and 1.25 with R and RL-load. Fig. 8(a) and Fig. 8(b)
show the voltage, and current harmonic spectrum analysis
with R-load is graphically represented. Fig. 8(c) and Fig. 8(d)
show the graph study of voltage and current harmonic
spectrum of TC-TT-HB-MLI with RL-load, respectively.
Fig. 8(e) and Fig. 8(f) show the Total Harmonic Distortions of
both voltage and current of TC-TT-HB-MLI for modulation
indices of 0.85, 1 and 1.25 with R and RL load respectively.
From the observations, it is found that: The THD content
of over modulated (m = 1.25) condition is low for TC-TT-
HB-MLI but their odd harmonics (3rd, 5th, 7th, 9th) contents
are higher compared to m = 0.85 and m = 1. Using the
same input DC supply the over modulated condition can
produce more output voltage compared to unity modulated
and undermodulated condition. TC-TT-HB-MLI can produce
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FIGURE 7. Experimental results (a) Output power of TC-TT-HB-MLI for m = 1.25 with R-load. (b) Output voltage and current of TC-TT-HB-MLI for
m = 1.25 with R-load. (c) The output power of TC-TT-HB-MLI for m = 1.25 with RL-load (d) Output voltage and current of TC-TT-HB-MLI
for m = 1.25 with RL-load (e) 1st harmonics (voltage) or fundamental for m = 1.25 with R-Load. (f) 1st harmonics (current) or fundamental for
m = 1.25 with R-Load. (g) 1st harmonics (voltage) or fundamental for m = 1.25 with R-Load. (h) 1st harmonics (current) or fundamental for
m = 1.25 with R-Load.
TABLE 5. Experimental results for varying irradiation conditions on TC-TT-HB-MLI.
a five-level output with five power switches, whereas con-
ventional cascaded CHB-MLI requires eight power switches,
thereby reducing the power circuit complexity.
Table 5 shows the consolidated experimental results for
varying irradiation conditions on TC-TT-HB-MLI for R and
RL load. As observed from the table, for different irradiation
conditions, the modulation index varied from a maximum
of 1.25 corresponding to 1000 W/m2. With a decrease in the
solar irradiation condition, the modulation index decreases,
which results in a lower output rms voltage, rms current and
power generated.
IV. EXTENSION AND GENERALIZED STRUCTURE OF
TC-TT-HB-MLI AND COMPARISON
In this section, the extension of TC-TT-HB-MLI named
as Generalized TC-TT-HB-MLI (GTC-TT-HB-MLI) is
explained, and it is also compared with conventional and
recently addressed proposed Multilevel Inverter (MLI).
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FIGURE 8. Performance (a) Voltage harmonic spectrum analysis with R-Load (b) Current harmonic spectrum analysis with R-Load (c) Voltage
harmonic spectrum analysis with RL-load (d) Current harmonic spectrum analysis with RL-load (e) Voltage and Current THD analysis with R-Load
(f) Voltage and Current THD analysis with RL-load.
FIGURE 9. Extension and Generalized Transistor Clamped T-Type H-Bridge
Multilevel Inverter (G TC-TT-HB-MLI).
Fig. 9 shows the generalized structure of the TC-TT-HB-
MLI for N-Level. For extend the TC-TT-HB-MLI circuit
additional, each stage required one controlled switch and four
uncontrolled devices along with the capacitor. The GTC-TT-
HB-MLI can generate any number of MLI levels with the
cascaded operation of TC-TT-HB-MLI with proper capacitor
balancing algorithm. For this purpose, for any specific level
of GTC-TT-HB-MLI, it is necessary to take into account all
the possible switching modes for achieving a particular MLI
level. Depending upon the state of charge of the capacitors of
each TC-TT-HB-MLI module, the suitable switching mode
of all the possible modes can be selected so that the capacitor
charging and discharging is balanced. Fig. 10 shows the
capacitor voltage balancing algorithm where the status of
FIGURE 10. Capacitor voltage balancing algorithm for GTC-TT-HB-MLI.
capacitor charges is taken into account in the first step [57].
This is followed by measuring the current direction to decide
upon the positive or negative mode of operation. A hysteresis
comparator algorithm is utilizedwhere a reference voltage for
each capacitor is set to compare the actual voltage and decide
upon the duty cycle of the power switches to charge or dis-
charge the capacitor.
Conventional MLI consist of Diode Clamped Mul-
tilevel inverter (DC-MLI), Flying capacitor Multilevel
Inverter (FC-MLI) and Cascaded Bridge Multilevel Inverter
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FIGURE 11. Recently addressed multilevel inverter structure (a) MLI proposed in [60] (b) MLI proposed in [61] (c) MLI proposed in
[62] (d) MLI proposed in [63] (e) MLI proposed in [64].
(Cascaded MLI or CHB-MLI) [58], [59]. Numerous MLI are
addressed in the literature based on the cascaded structure
and arrangement of switches [60]–[67]. In [60], [61], seven-
level Inverter is proposed with seven and nine switches,
respectively. These both structures extended to generate the
number of levels by adding n number of sources and addi-
tional switches, as shown in Fig. 11(a) and Fig. 11(b). Inverter
depicted in Fig. 11(a) required one switch and an additional
one voltage source to extend one stage of power circuit (or to
add two levels in the output). Similarly, inverter depicted
in Fig. 11(b) required two switch and additional one voltage
source to extend one stage of the circuit (or to add two levels
in the output). In [62], a nine-level inverter is proposed using
seven switches, and extended multilevel structure of this
inverter is shown in Fig. 11(c). Inverter depicted in Fig. 11(c)
required one switch, one diode and additional one voltage
source to extend one stage of the circuit (or to add two
levels in the output). In [63], a newMultilevel Inverter (MLI)
structure is proposed using fewer numbers of switches and
its power circuit shown in Fig. 11(d). The noticeable feature
of this inverter is that it only generates 3, 7, 11, 15, 19. . . .
number of levels. Inverter depicted in Fig. 11(d) required two
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FIGURE 12. Requirement of number of capacitors for Multilevel Inverter (MLI) (a) Diode Clamped MLI or (DC-MLI) (b) Flying Capacitor
MLI or (FC-MLI) (c) Cascaded MLI or (CHB-MLI) (d) MLI shown in Figure 11(a) [60] (e) MLI shown in Figure 11(b) [61] (f) MLI shown
in Figure 11(c) [62] (g) MLI shown in Figure 11(d) [63] (h) MLI shown in Figure 11(e) [64] (i) GTC-TT-HB-MLI.
switches, eight diodes and additional two voltage sources to
extend one stage of the circuit (or to add four levels in the
output). In [64], a new cascaded Multilevel Inverter (MLI)
is proposed by cascading new primary cell, which consists
of additional switches and power circuit of the inverter is
shown in Fig. 11(e). The noticeable feature of this inverter
is that it only generates 5, 9, 13, 17, 21. . . . number of lev-
els. For extend this topology (or to add four levels in the
output), additional six switches with anti-parallel diodes and
two sources are required. In Fig. 12(a)-(i), the requirement of
number of capacitors to design conventional MLI, recently
addressed MLI [62]–[67] and GTC-TT-HB-MLI is shown
graphically as radar plot. First, it is observed that the Flying
Capacitor Multilevel Inverter (FC-MLI) required the number
of capacitors compared to all discussed multilevel inverter
(MLI). Second, it is observed that there is no requirement of
the number of capacitors for recently addressed and discussed
MLI. Third, it is also observed that GTC-TT-HB-MLI, diode
clamped MLI, and conventional cascaded MLI required the
same number of capacitors.
In Fig. 13(a)-(i), the requirement of number of diodes
to design conventional MLI, recently addressed MLI
[62]–[67] and GTC-TT-HB-MLI is shown graphically as
radar plot. First, it is observed that Diode Clamped
MLI (DC-MLI) required the number of diodes compared to
all discussed multilevel inverters. Second, it is also observed
that Flying Capacitor MLI (FC-MLI) and conventional cas-
caded MLI required the same number of diodes. Third, it is
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FIGURE 13. Requirement of number of diodes for Multilevel Inverter (MLI) (a) Diode Clamped MLI or (DC-MLI) (b) Flying Capacitor
MLI or (FC-MLI) (c) Cascaded MLI or (CHB-MLI) (d) MLI shown in Figure 11(a) [60] (e) MLI shown in Figure 11(b) [61] (f) MLI shown
in Figure 11(c) [62] (g) MLI shown in Figure 11(d) [63] (h) MLI shown in Figure 11(e) [64] (i) GTC-TT-HB-MLI.
observed that recently addressed MLI and GTC-TT-HB-MLI
required fewer diode count in comparison to conventional
MLI recently addressed MLI in [63].
In Fig. 14(a)-(i), the requirement of the number of
switches to design conventional MLI, recently addressed
MLI [62]–[64], [66], [67] and GTC-TT-HB-MLI is shown
graphically like a radar plot. The first and foremost obser-
vation is that the GTC-TT-HB-MLI required relatively
fewer switches count as compared to the conventional
MLI topologies. The second observation is the equal number
of components count for all the conventional MLI topologies.
The third observation is the fewer switch count requirement
by the GTC-TT-HB-MLI in comparison to the recently pro-
posed MLI [62]–[67].
In Fig. 15(a), GTC-TT-HB-MLI is compared with con-
ventional MLI (DC-MLI, FC-MLI, and CHB-MLI). In com-
parison to a CHB-MLI, the GTC-TT-HB-MLI required a
fewer number of sources. The GTC-TT-HB-MLI, DC-MLI
and FC-MLI required single source to generate any required
MLI levels, but the magnitude of each level equals Vin/N.
Moreover, the peak level voltage is equal to the magni-
tude of that single source. In Fig. 15(b), GTC-TT-HB-
MLI is compared with recently addressed MLI [60]–[64].
With a smaller number of components, the GTC-TT-HB-
MLI topology is observed better than the recently devel-
oped MLI topologies. In Table 6, the requirements of com-
ponents are tabulated for conventional, recently addressed
[60]–[64] and GTC-TT-HB-MLI; where N is the number
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FIGURE 14. Requirement of number of switches for Multilevel Inverter (MLI) (a) Diode Clamped MLI or (DC-MLI) (b) Flying Capacitor
MLI or (FC-MLI) (c) Cascaded MLI or (CHB-MLI) (d) MLI shown in Figure 11(a) [60] (e) MLI shown in Figure 11(b) [61] (f) MLI shown in
Figure 11(c) [62] (g) MLI shown in Figure 11(d) [63] (h) MLI shown in Figure 11(e) [64] (i) GTC-TT-HB-MLI.
FIGURE 15. (a) Comparison of GTC-TT-HB-MLI with conventional MLI (b) Comparison of GTC-TT-HB-MLI with recently addressed MLI.
of levels. It is observed that in overall, GTC-TT-HB-MLI
required a smaller number of components, and hence the cir-
cuit of GTC-TT-HB-MLI is cheaper and has less conduction
loss.
V. CONCLUSION
A Transistor Clamped T-Type H-Bridge MLI (TC-TT-HB-
MLI) was investigated with Inverted Double Reference
Single Carrier PWM (IDRSCPWM) technique at differ-
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TABLE 6. The requirement of number of capacitors, diodes, switches and source to design MLI structures.
ent modulation index for renewable energy application.
Five-level PWM was achieved using an inverted double ref-
erence and single-carrier pulse signals; thus, the complexity
of control logic was reduced. Fourier Series (FC) equations
are discussed in detail to calculate the magnitude of har-
monics. The applicability of PV input to the TC-TT-HB-
MLI topology, a detailed study of the harmonic spectrum of
the TC-TT-HB-MLI was done for modulation indices 0.85,
1 and 1.25 with R and RL load using Fluke-43B power
quality analyzer. The extension of the TC-TT-HB-MLI was
compared with conventional and recently addressed MLI
considering the number of the capacitor, diodes, switches,
sources and comparison was graphically shown by radar plot.
TC-TT-HB-MLI required fewer component counts in com-
parison to recently addressed MLI and conventional MLIs.
Experimental results proved the real-time justification of
the TC-TT-HB-MLI topology with the presented modulation
scheme.
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